In the current paper, an improvement of piecewise curvature-corrected CMOS bandgap reference (BGR) circuit is proposed. The circuit utilizes piecewise nonlinear curvature-corrected current (PNCCC) in a conventional BGR with a current control circuit, which compensates for the voltage reference at a higher temperature range. The current control circuit (CCC) is used to reduce the total current at low temperature when the PNCCC generator is inactive. The proposed circuit is realized in CMOS 0.13 µm and has been verified to be able to save power consumption by 18.6% compared with a circuit without the current control circuit.
Introduction
A reference circuit is an independent voltage or current source with a high degree of precision and stability. The output voltage or current should be independent of the power supply, temperature, and process variations [2] . Traditionally, the output voltage reference has always been approximately equal to the theoretical 1.22 eV bandgap of silicon at 0 K [1] .
The bipolar junction transistor (BJT) can be utilized in the BGR design. The properties of base-emitter voltage V BE are applied to generate the BGR signal. As the second-order non linearity of the function V BE (T ) is generally the main limitation of the accuracy of the BGR [3] , the bandgap reference circuit proposed in [4] has been reported to successfully compensated the nonlinear voltage. However, the proposed PNCCC generator in [4] consumes power, although the circuit remains inactive at low temperature. To avoid this problem, the control current circuit is proposed to suppress the current in the PNCCC generator without disturbing the output voltage variation.
Proposed circuit
The BGR circuit proposed by [4] utilizes a PNCCC generator to compensate for the nonlinear term of the first-order BGR in the higher temperature range only. The operation of the proposed circuit by [4] is illustrated in Fig. 1 . The temperature coefficient of the conventional BGR is slightly negative in the entire temperature range, resulting in small changes in the voltage reference for the temperature lower than T 1 . A piecewise nonlinear curvaturecorrected voltage is added to the first-order BGR when the temperature is higher than T 1 , significantly compensating for the nonlinear voltage in the first-order BGR circuit. The proposed circuit by [4] is shown in Fig. 2 (a) .
The PTAT current I P T AT , through the resistor R 4 , produces a PTAT voltage given as
where
Parameter n in Eq. (2) is the emitter-area ratio of Q 1 and Q 2 . At a temperature below T 1 , when the voltage V SG M 12 is much larger than its threshold voltage, M 12 operates in the saturation region. By increasing the temperature, M 12 will no longer be in the saturation region as it enters into the weak inversion region. When V SG M 12 is much lower than its threshold voltage, the transistor M 12 will be completely cut off, and no current will flow through M 12 . The voltage reference V REF of the curvature-corrected BGR can be derived from the circuit given as follows [4] :
where I NL is a nonlinear current flowing through M 12 . Although Fig. 2 (a) works well in terms of output voltage compensation, the piecewise corrected current generator is not completely turned off for the temperature below T 1 because of the PTAT current flowing through transistor M 9 . We propose a BGR circuit along with a current control circuit in Fig. 2 (b) . The transistor M 13 is added to the previous circuit and is biased with the PTAT voltage V B . V B increases with temperature expressed as
In the proposed circuit, V B is also used to bias the operational amplifier. The overall operation of the proposed BGR is similar to that of the circuit in Fig. 2 (a) , except the current flowing through M 9 , which is controlled by M 13 . When the temperature is lower than T 1 , the gate-source voltage of M 13 is less than its threshold voltage, resulting in the drain voltage of M 9 to be approximately equal to V DD . A current near zero through M 9 occurs as M 9 enters the deep triode region. As the temperature increases, M 13 will be turned on when the gate-source voltage is larger than the threshold voltage. Conversely, the drain voltage of M 9 decreases with the increase in temperature, and the nonlinear current begin to flow through M 9 until it enters the saturation region. In this region, the PTAT current is generated, which is given as
Simulation
We performed intensive simulations using an analog design environment and the Spectre-s simulator from Cadence on the proposed BGR circuit. The technology used was the 0.13 µm CMOS with a 2.5 V supply voltage. The nonlinear curvature-corrected current I NL and the current through M 9 are plotted in Fig. 3 (a) . The minimum current through M 9 for the proposed circuit is only 12.9 nA at −50 • C, which differs by as much as 2.72 µA from the BGR without the current control circuit. When the temperature reaches 40 • C, M 9 enters the saturation region and produces a linear current, as presented in the same figure. The current I NL is generated through M 12 .
The maximum current of 538 nA is obtained at 125 • C. 1.17921 V, respectively. Based on these values, the temperature coefficient is only 3.1 ppm/ • C.
Conclusion
An improvement of the piecewise curvature-corrected BGR circuit is presented. The minimum current flowing through M 9 in the proposed circuit is only 12.9 nA at −50 • C, whereas a current of 2.73 µA is obtained from the previous circuit in the same temperature. The newly proposed circuit has been verified to be able to save power consumption up to 18.6% compared with the circuit without a current control circuit. The temperature coefficient of the voltage reference is 3.1 ppm/ • C in the proposed BGR.
